Abstract-Total ionizing dose results are provided, showing the effects of different threshold adjust implant processes and irradiation bias conditions of 14-nm FinFETs. Minimal radiationinduced threshold voltage shift across a variety of transistor types is observed. Off-state leakage current of nMOSFET transistors exhibits a strong gate bias dependence, indicating electrostatic gate control of the sub-fin region and the corresponding parasitic conduction path are the largest concern for radiation hardness in FinFET technology. The high-V th transistors exhibit the best irradiation performance across all bias conditions, showing a reasonably small change in off-state leakage current and V th , while the low-V th transistors exhibit a larger change in off-state leakage current. The "worst-case" bias condition during irradiation for both pull-down and pass-gate nMOSFETs in static random access memory is determined to be the on-state (V gs = V dd ). We find the nMOSFET pull-down and pass-gate transistors of the SRAM bit-cell show less radiation-induced degradation due to transistor geometry and channel doping differences than the low-V th transistor. Near-threshold operation is presented as a methodology for reducing radiation-induced increases in off-state device leakage current. In a 14-nm FinFET technology, the modeling indicates devices with high channel stop doping show the most robust response to TID allowing stable operation of ring oscillators and the SRAM bit-cell with minimal shift in critical operating characteristics.
I. INTRODUCTION

M
IGRATION of commercial complementary metaloxide-semiconductor (CMOS) technology to FinFETs has allowed continued scaling below 20-nm gate length feature sizes. In addition to scaling advantages that FinFETs have over traditional planar CMOS devices, they also exhibit reduced short-channel effects, improved electrostatic control over the channel, better subthreshold slope, higher mobility, and reduction in bias-temperature instability and hot-carrier effects [1] . Naturally, the availability of advanced CMOS has resulted in a desire to use the technology in a variety of applications, including terrestrial, aerospace, and military. A key concern for space-based applications is the impact of total ionizing dose (TID) on device performance, which may degrade critical device operating characteristics such as off -state leakage (I ds at V gs = 0 V, I ds,of f ), threshold voltage (V th ), subthreshold slope, mobility (μ n ), and transconductance (g m ).
Several groups have previously evaluated development level bulk and silicon-on-insulator (SOI) FinFET technologies with regards to TID effects [2] - [5] ; however, to date there has been little work done on devices with gate length feature sizes below 20 nm. An initial comparison of the TID response of a representative 14-nm FinFET technology based on bulk and SOI was recently presented [2] . From that limited data, FinFETs showed promise as a viable solution for a radiationhard leading-edge technology.
In this work, we advanced the understanding of TID effects in FinFETs with a new focus on an in-depth evaluation of the device-level response of a 14-nm bulk FinFET process to TID. We investigate the impact of process variables, device threshold voltage, transistor geometry, and irradiation bias configuration on the TID response of a set of discrete transistors manufactured in a commercial 14-nm process. In doing so, we consider the influence of these parameters on the operation of nMOSFET devices in the configuration of a functional ring oscillator (RO) and SRAM bit-cell. The experimental results reported are supported with simulationbased efforts that provide insight into circuit-level functionality and the impact of TID on maximum operating frequency, voltage swing, and static noise margin of operational circuitry in a 14-nm FinFET technology. Near-threshold operation is 0018-9499 © 2016 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. presented as a methodology for reducing radiation-induced increases in off -state device leakage current.
II. DEVICE DETAILS AND EXPERIMENTAL METHODS
The discrete nMOSFET devices evaluated in this work are from a commercial CMOS 14-nm bulk FinFET process with a nominal supply voltage of 800 mV. We include a schematic image of a typical FinFET device in cross-section and 3-D in Fig. 1 [6] for illustrative purposes. The FinFET devices are made using a metal gate process with high-κ gate dielectric. Isolation of the fin is achieved by use of channel stop doping (CSD) in the sub-fin region and shallow trench isolation (STI). Three main types of discrete nMOSFET transistors used in the layout of logic circuitry in the technology were evaluated. These transistors were fabricated to have a low, medium, or high threshold voltage. Each of the discrete logic transistors tested are implemented as 2-fin transistors with a constant effective W/L ratio and minimum gate length features. Additionally, high threshold voltage discrete pull-down (PD) and pass-gate (PG) transistors that are representative of those used in nominal SRAM bit-cells for the 14-nm FinFET technology (i.e., have the same design rules, spacing, and materials) were also evaluated in this work. It is important to note that the transistor width, length, and spacing of the discrete SRAM devices differ from those of the logic transistors used in this study. These five types of discrete transistors are representative of basic components found in any CMOS processes and account for design considerations of each specific test structure, making them highly-relevant test vehicles for radiation studies.
Initial characterization was performed through I ds -V gs measurements with low applied drain voltage (V ds = 50 mV), allowing extraction of device operating characteristics such as V th , I ds,of f , I ds,on , and g m,max . Here, we define V th using the linear region approximation, I ds,of f as the drain current measured at V gs = 0 V, I ds,on as the drain current at V gs = 900 mV, and g m,max as maximum(dI ds /dV gs ). Devices were irradiated with a 10 keV x-ray source (ARACOR 4100) at a dose rate of 525 rad(SiO 2 )/s. During irradiation, devices under test (DUT) were placed into a static operating condition representative of nMOSFET devices operated in the off-state
, and a near-threshold operating condition or half-on state ( The device response in the so-called "half-on-state" is of interest for the benefits associated with reduced power consumption or quiescent device operation. Following irradiation, final I ds -V gs characterization was performed and all device parameters were again extracted for comparison with pre-irradiation data. and half-on-state (2 (c)) bias conditions. The transistors were irradiated in incremental steps to a total dose of 1 Mrad(SiO 2 ). Several features present in the I-V curves warrant discussion. The radiation-induced shift in I ds,of f and V th for all three irradiation bias conditions is shown in Fig. 3 .
III. EXPERIMENTAL RESULTS
A. Irradiation Bias Condition Dependence
First, the most dramatic impact of TID on device performance is clearly the modulation of off-state leakage current, I ds,of f with increasing dose. The change in off-state leakage is not simply a static increase in drain current but has a strong dependence on the applied gate voltage during irradiation. This is consistent with previous reports and modeling efforts [2] , [3] , [7] - [13] that attribute TID-induced leakage currents to charge accumulation in the STI near the sub-fin region of the device that contains the CSD or super-steep retrograde well (SSRW) [14] . As is well known, the magnitude of change in off -state leakage current is dependent on the bias condition during irradiation. The most dramatic shift in off-state leakage current occurs for the nMOSFET irradiated in the on-state with the gate high and all other pins grounded. This is clearly illustrated in Fig. 3 where we plot the percent change in off-state leakage current as a function of total dose for each of the irradiation bias conditions shown in Fig. 2 . The data in this work indicates the on-state is the worst-case bias condition for nMOSFETs in a FinFET geometry with short channel length. This is different than the results from Chatterjee in [3] that concluded the worst-case was the off-state condition. Differences in geometry and manufacturing processes, and therefore electric field profiles, give rise to differences in charge yield and trapping behavior between our work and those studied previously. Making a direct comparison of the results of that work and this difficult at best. Second, the change in V th is observed to be minimal with a corresponding trend in the I ds,on parameter (not shown). The typical change in threshold voltage is on the order of 30-50 mV at a total dose of 1 Mrad(SiO 2 ) with a corresponding 3-5 % change in total drive current at V gs = 1 V in the on-state with V ds = 50 mV. Lastly, the I ds,on /I ds,of f current ratio decreases from ∼ 10 6 pre-irradiation to closer to ∼ 10 2 -10 3 at 1 Mrad(SiO 2 ).
The change in I ds,on /I ds,of f ratio with radiation preferentially impacts nMOSFET devices, with implications for timing of digital circuits due to the resulting drain current drive mismatch between n-and p-channel devices. Additionally, overall static and dynamic current dissipation of the device will increase significantly, impacting logic states in digital and memory applications [15] . For the low-V th device, this can be very slightly mitigated in part by employing a reduced supply voltage condition, as seen in Fig. 2 (c) . Intuitively, a lower operating voltage should result in lower electric fields that will reduce charge yield in the STI and impact charge trapping in the STI dielectric material. A reduction in operating voltage has the obvious advantage of reducing power dissipation and enabling more energy efficient applications for near-threshold computing [16] or dynamic voltage and frequency scaling [17] , of particular use when power and not speed is a primary design consideration.
B. TID Response of Low-V th vs High-V th Transistors
In Fig. 4 we show the radiation-induced change in off -state leakage for low-V th as compared to high-V th devices irradiated in the on-(4 (a)), off -(4 (b)) and half-on (4 (c)) bias conditions. The high-V th device shows a significantly smaller response in I ds,of f post-irradiation than the low-V th device for all bias conditions evaluated in this work. This is presumably due to higher fin doping and threshold adjust implant of the high-V th device and differences in the CSD and SSRW device isolation required to achieve a higher V th device as compared to the low-V th device. Conceptually, higher body doping would require more charge trapping in the STI dielectric than what is required for a lower body doping to deplete and invert the STI side-wall transistor. Consistent with the low-V th results observed in the previous section, we see the on -state irradiation condition induces the worst case parasitic leakage current response for high-V th devices (on-state condition I ds,of f ≈ 5000%, off -state condition I ds,of f = 3900%). We note that the half-on state does represent a marginal improvement in the post-irradiation TID response of these devices for both the high-and low-V th devices, with I ds,of f of 710% for the high-V th device. Intuitively, a lower operating voltage should result in smaller electric fields and impact the charge yield and trapping behavior for the gate and STI dielectrics [18] . The reduction in trapped charge, in turn, has less of an impact on devices with higher threshold voltage adjust implant, requiring a higher total dose to deplete and eventually invert the sidewall region.
The threshold voltage of high-V th transistors as a function of dose (not shown) is observed to shift negative roughly 30-50 mV at 1 Mrad(SiO 2 ). We do not observe a significant change in g m,max of any of the devices evaluated and presented in this work, suggesting that the electrostatics and carrier transport processes responsible for conduction in the channel itself are largely unperturbed following accumulation of TID, other than some small change in threshold voltage.
I ds,on shifts are consistent with small changes in the threshold voltage and are on the order of a few percent at 1 Mrad(SiO 2 ). 
C. Results for SRAM Pull-Down and Pass-Gate Transistors
The SRAM PD and PG transistors were evaluated in the same fashion as the low-V th and high-V th logic devices discussed previously. An important distinction between the PD and PG transistors is that they differ in threshold voltage and have longer gate length compared to the logic transistors evaluated in the previous section. In this case, we focus on the results for the on-state irradiation bias condition since this has consistently provided a worst-case irradiation response in terms of I ds,of f . The results of those studies can be seen in Fig. 5 for the on-state (5 (a)) and half-on-state (5 (b)), with a summary of V th and I ds,of f shown in Fig. 5 (c) . The device irradiated in the half-on-state again shows a smaller relative V th and a significantly reduced I ds,of f as compared to the on-state irradiated device. These results are quantitatively and qualitatively similar to the results on standard logic transistors presented in the previous two sections. We note the devices exhibit less change in I ds,of f than the low-V th devices and exhibit leakage current more comparable to that of the superior radiation tolerance of the high-V th device. The geometry of the discrete nMOSFET SRAM transistors does vary slightly from that of the logic transistors discussed above, and the impact is evident in the I ds,of f vs Dose response of the device. Presumably the reduced I ds,of f as compared to the low-V th logic device results from the smaller W/L of both the primary and parasitic transistors in the PD and PG device. The PD and PG transistors also exhibit a higher initial V th suggesting the body doping of the channel would require higher amounts of trapped charge in the STI to invert the side-wall transistor.
IV. SIMULATION RESULTS
The experimental investigations above provide insight into the DC characteristics an d behavior of FinFETs exposed to 10 keV x-rays. Next, we perform a sensitivity study of the impact of TID on the circuit level response of FinFETbased technology, taking a practical look at key operating characteristics of ROs and SRAM through simulation. To this purpose, we have implemented generic n-and pMOSFET devices in Synopsys 3D TCAD to investigate the impact of charge accumulation in the gate oxide and shallow trench isolation on circuit performance.
A. Ring Oscillator Operating Characteristics
The increase in sub-threshold current present in irradiated nMOSFET FinFETs is characteristic of charge accumulation in isolation oxides leading to depletion and inversion of parasitic conduction leakage paths in n-channel devices. The increase in leakage coupled with slightly reduced V th of the nMOSFET device leads to larger drain currents in the on-state and mismatch across the functional operating voltage range compared to the pMOSFETs, which do not experience the same parametric degradation (not shown). The higher current drive and leakage lead to faster charging and discharging of capacitive circuit nodes. The simulation approach used in this work allows modulation of the parasitic conductive path by incorporating fixed charge at the STI-silicon interface in the sub-fin region of the device. The simulated nMOSFET low-V th device I ds -V gs (V ds = 50 mV) characteristics are shown in Fig. 6 (a) for increasing trapped charge in the STI showing the same qualitative characteristics as the experimental transistor measurements in Section III. These simulations explore the impact of sub-fin region doping, corresponding to the CSD or SSRW of Fig. 1 , on the post TID device and circuit response. Inverters were implemented in TCAD with all nMOSFET devices having the same sub-fin region interface charge, implying all n-channel devices experienced the same radiation-induced I-V degradation. We note that the simulated device results presented do not correlate exactly to a dose level from the experimental work. However, the simulated trends are consistent with the experimental work and are intended to provide insight into the circuit-level response arising from device-level effects.
The RO was simulated as a 5-stage inverter chain with drivecurrent-matched 2-fin nMOSFET and pMOSFET devices with a nominal supply voltage of 800 mV. The RO response at the output of the 5 th inverter is shown in Fig. 6 (b) and (c) and summarized in Table 1 . The RO response is shown in Fig. 6 (b) for high charge accumulation (Q i = 10 12 cm −2 ) at the STI-sub-fin region to simulate the extreme circuit-level response for ROs using the low-, medium-, and high-sub-fin doping, indicating the worst-case response for each low-V th device variant. Visually, it is easy to identify the decrease in voltage swing V swing and reduction in signal period, or equivalent increase in operating frequency f t,max . The imbalance in current drive and subthreshold I-V characteristics result in quicker charging and discharging of successive inverter capacitive nodes, causing the circuit to oscillate at a higher frequency. Additionally, the increased leakage current of the nMOSFET device acts to reduce the voltage swing of the circuit, since the nMOSFET off-state current dissipation acts to drop a finite voltage when the inverter output should be "high". On-state current drive of the nMOSFET increases by only a few percent, even at 1 Mrad(SiO 2 ), and since the supply voltage is well above the device threshold voltage, the increase in RO operating frequency is small relative to the initial operating frequency. The low-doped device variant appears to be more susceptible to decreased V swing and increased f t,max after TID, as seen in Fig. 6 (b) . This is due to the high leakage currents present in the I-V characteristics of simulated lowdoped devices. In contrast, Fig. 6 (b) shows little change in V swing for the highly doped FinFET device and only a slight increase in f t,max because of the lower off-state degradation of the high-doped device following exposure to x-rays. This result is emphasized in Fig. 6 (c), which shows the inverter output for a device with high-doped CSD with increasing radiation-induced charge at the STI-sub-fin interface. The high-doped device appears relatively invariant to simulated TID effects [19] - [21] and shows robust behavior with marginal increase in f t,max and a slight (<50 mV) decrease in V swing for a nominal supply voltage of 800 mV. Of course, operating characteristics are only half of the overall story. Equally important are power consumption considerations, which is expressed simply as P = CV 2 f . Increased f t,max due to TID will result in higher dynamic power consumption and should be considered when evaluating a circuit application. For the simulated high-CSD, low-V th device in Fig. 6 , calculation of the worst-case device-and circuit-level response shows a slight (∼4%) increase in dynamic power consumption. Changes in dynamic and static power consumption are particularly important for low-power circuit designs, which may lose some of the purported gains in power dissipation touted over near-threshold computing or nominal voltage operation.
Reduction of the supply voltage to the RO below the nominal threshold voltage, a low-power, subthreshold operation condition, would lead to larger relative shift in operating frequency of the RO. Simultaneously, the reduction in voltage swing could lead to loss of information or the inability to discriminate between high and low output states [22] , establishing a lower bound for supply voltage derating in lowpower circuit configurations. Ideally, supply voltage should be chosen to reduce dynamic and static power dissipation while balancing design margins to maintain circuit stability. In this design space the near-threshold computing approach would seem to offer advantages for stability and power consumption without compromising circuit functionality in environments where TID is an important design concern.
B. Static Random Access Memory Performance
In a similar way that the rail-to-rail voltage of the RO decreases with increasing charge accumulation at the STI-subfin interface, the transfer characteristics of the cross-coupled inverter in an SRAM are also affected. The manifestation of TID in SRAM usually takes the form of increased static and dynamic power consumption [23] , reduced voltage swing [23] , and reduced static noise margin (SNM). Additionally, there can be a shift in the transfer curve, or switching voltage, of one inverter relative to the other [24] , [25] , whereby the cell has a preferred (high or low) data state. Discriminating between the high and low information state, with acceptable noise margins, is essential for the functionality of the SRAM bit-cell. The simulations are performed with the same STI interface charge in the sub-fin region of all nMOSFET devices in the crosscoupled inverter of the SRAM bit-cell. Fig. 7 shows the shift in transfer characteristics leading to reduction in switching voltage and SNM in the SRAM cell for a low-V th device with high-CSD and increasing interface charge. A full summary of the impact of device CSD on the SNM and switching voltage of FinFET based SRAMs is shown in Table 2 . Here, again, the high-CSD device variant represents the best operating characteristics for a low-V th device after TID degradation, nearly matching the voltage transfer point of the pre-TID bit-cell with only negligible change in read/write access times, switching voltage, and SNM. Because the SRAM bit-cell is a highly-optimized structure with very strict process design rules intended to provide well controlled bit-cell operation, the threshold voltage of SRAM transistors is not typically a flexible design consideration. We do, however, find that the simulated SRAM response falls within expectations consistent with the experimental results presented earlier and reflects the conclusions from the simulated RO work. This indicates that the SRAM response to TID appears to have characteristics that allow functionality with minimal shift in critical operating parameters.
V. CONCLUSIONS
An initial evaluation was made of the device-level response of a 14-nm bulk FinFET process to TID. Device threshold voltage is shown to shift in a manner consistent with charge trapping in the oxide and buildup of interface states and is minimal. Drain leakage current is shown to have a gate voltage dependence, indicating electrostatic control from the gate electrode in the sub-fin region. Radiation-induced leakage is the largest concern for radiation hardness in advanced FinFET CMOS technology. The high-V th transistors exhibit the best post-irradiation performance across all bias conditions, showing a reasonably small change of I ds,of f and V th , while the low-V th transistors exhibit a larger response in I ds,of f . The "worst-case" bias condition during irradiation for pulldown and pass-gate nMOSFETs in static random access memory (SRAM) is the on-state V gs = V dd condition resulting from the establishment of electric fields in the shallow trench isolation (STI) near the sub-fin region during irradiation. The nMOSFET pull-down and pass-gate transistors of the SRAM bit-cell show less TID degradation due to transistor geometry and channel doping than the low-V th transistor. Significant reduction in leakage current is observed in SRAM transistors when operating under reduced supply voltage conditions, suggesting advantages for devices implemented in low-power and sub-threshold operation regimes. Simulations show the RO and SRAM bit-cell responses exhibit increasing switching frequency and reduced voltage swing in extreme cases. In a modeled 14-nm FinFET technology, devices with high channel stop doping show the most robust response to TID allowing stable operation of ROs and the SRAM bit-cell with minimal shift in critical operating characteristics.
